Advanced Computer Architecture





Pipelining Analogy

Pipelined laundry: overlapping execution
– Parallelism improves performance



Pipelining: Improving Performance



<u>Latency</u> = time from start of one load to the end of same load. <u>Maximum Throughput</u> = # of loads completed per hour.

Pipelining: Improving Performance

- Objective: Keep all stages of the pipeline busy at all times
- Pipelining improves performance by <u>increasing instruction throughput</u>, rather than decreasing execution time of an individual instruction.

MIPS Pipeline

Five stages, one step per stage

- IF : Instruction fetch from memory
- ID : Instruction decode & register read
- EX : Execute operation or calculate address
- MEM : Access memory operand
- WB : Write result back to register

MIPS Pipeline



Pipelining and ISA Design

- MIPS ISA designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Alignment of memory operands
 - i.e. on word boundaries
 - Memory access takes only one cycle

MIPS Pipelined Datapath



Pipeline registers

- Need registers between stages
 - To hold information produced in previous cycle



Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - "Multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load word and store word.

IF for Load, Store, ...



ID for Load, Store, ...



EX for Load



MEM for Load



WB for Load



lw

Corrected Datapath for Load



EX for Store



MEM for Store



WB for Store



SW

Multi-Cycle Pipeline Diagram

Form showing resource usage



Multi-Cycle Pipeline Diagram

Traditional form

	Time (in	clock cycle	es) ——						>
	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
Program execution order (in instructions)									
lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back				
sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back			
add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back	
add \$14, \$5, \$6					Instruction fetch	Instruction decode	Execution	Data access	Write bacl

Single-Cycle Pipeline Diagram

• State of pipeline in a given cycle



Pipelining Control



Pipelining Control

