CS361: Computer Architecture

Instruction Sets: MIPS

Slides prepared from the original slides of Hennessy and Patterson



omputer Science

This Lecture

- RISC vs. CISC
- Starting MIPS ISA

Instruction Sets

- Instruction: The word of a computer's language.
- Instruction set: The set or vocabulary of all the instructions.
- Instruction sets are the attributes visible to the programmer.
- They can broadly be classified as
 - Reduced Instruction Set Computing (RISC)
 - Complex Instruction Set Computing (CISC)

RISC vs. CISC

- Reduced Instruction Set Computing
- Software centric approach
- Instructions are simple (fixed size)
- A reduced number of instructions
- Instructions on average take very few cycles (single cycle)

- Complex Instruction Set
 Computing
- Hardware centric approach
- Instructions are complex (different sizes)
- A large number of instructions
- Instructions on average take a large number of cycles

MIPS

- Acronym for Million Instructions per Second
- Developed at Stanford by John L. Hennessy and his team
- RISC
- Used in embedded devices
- Used very frequently for educational purposes

MIPS Arithmetic Instructions

- Each MIPS arithmetic instruction
 - performs only one operation and
 - must always have three variables (variables?).

MIPS add

- C code: a = b + c ;
- Assembly code: (human-friendly machine instructions)
 add a, b, c # a is the sum of b and c
- Machine code: (hardware-friendly machine instructions)

00000100011001001000000100000

MIPS add Example from C with Multiple Operands

- C code a = b + c + d + e;
- translates into the following assembly code:

add a, b, c add a, a, d add a, a, e

- Instructions are simple: fixed number of operands (unlike C)
- A single line of C code is converted into multiple lines of
- assembly code

MIPS Subtract

C code f = (g + h) - (i + j);translates into the following assembly code:

> add f, g, h sub f, f, i sub f, f, j

Operands

- In C, each "variable" is a location in memory
- In hardware, each memory access is expensive if variable *a* is accessed repeatedly, it helps to bring the variable into an on-chip register and operate on the registers
- To simplify the instructions, MIPS require that each instruction (add, sub) only operate on registers
- Note: the number of operands (variables) in a C program is very large; the number of operands in assembly is fixed...
 The number of registers is limited

Registers in MIPS

- The MIPS ISA has 32 registers (x86 has 8 registers)
- Each register is 32-bit wide (modern 64-bit architectures have 64-bit wide registers)
- A 32-bit entity (4 bytes) is referred to as a word
- To make the code more readable, registers are partitioned as \$s0-\$s7 (C/Java variables), \$t0-\$t9 (temporary variables)... (Complete set of registers later)

MIPS Add Using Registers

• C code: a = b + c ;

 Assembly code: (human-friendly machine instructions) add \$s0, \$s1, \$s2 # assuming \$s0, \$s1, \$s2 # corresponds to a,b,c respectively

Memory Operands

 Values must be fetched from memory before (add and sub) instructions can operate on them



How is memory-address determined?

Memory Address

• The compiler organizes data in memory... it knows the location of every variable (saved in a table)... it can fill in the appropriate mem-address for load-store instructions



Immediate Operands

• An instruction may require a constant as input

• An immediate instruction uses a constant number as one of the inputs (instead of a register operand)

addi \$s0, \$zero, 1000 # the program has base address # 1000 and this is saved in \$s0 # \$zero is a register that always # equals zero
addi \$s1, \$s0, 0 # this is the address of variable a
addi \$s2, \$s0, 4 # this is the address of variable b
addi \$s3, \$s0, 8 # this is the address of variable c
addi \$s4, \$s0, 12 # this is the address of variable d[0]

Memory Instruction Format

• The format of a load instruction:



Example

Convert to assembly:

C code: d[3] = d[2] + a;

Example

Convert to assembly:

C code: d[3] = d[2] + a;

Assembly: # addi instructions as before

lw \$t0, 8(\$s4) # d[2] is brought into \$t0
lw \$t1, 0(\$s1) # a is brought into \$t1
add \$t0, \$t0, \$t1 # the sum is in \$t0
sw \$t0, 12(\$s4) # \$t0 is stored into d[3]

Recap – Numeric Representations

- Decimal 35₁₀
- Binary 00100011₂
- Hexadecimal (compact representation)
 0x 23 or 23_{hex}

0-15 (decimal) \rightarrow 0-9, a-f (hex)

Instruction Formats

Instructions are represented as 32-bit numbers (one word), broken into 6 fields

 R-type instruction
 add
 \$t0, \$s1, \$s2

 000000
 10001
 10010
 01000
 00000
 100000

 6 bits
 5 bits
 5 bits
 5 bits
 5 bits
 6 bits

 op
 rs
 rt
 rd
 shamt
 funct

 opcode
 source
 source
 dest
 shift amt
 function

I-type instructionIw\$t0, 32(\$s3)6 bits5 bits5 bits16 bitsopcodersrdconstant

Instruction	Format	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 _{ten}	n.a.
sub (subtract) R O reg		reg	reg	0 34 _{ten}		n.a.		
add immediate	I	8 _{ten}	_{en} reg reg		n.a.	n.a.	n.a.	constant
וש (load word)	I	35 _{ten}	reg	reg	n.a.	n.a.	n.a.	address
SW (store word)	I	43 _{ten}	reg	reg	n.a.	n.a.	n.a.	address

FIGURE 2.6 MIPS instruction encoding. In the table above, "reg" means a register number between 0 and 31, "address" means a 16-bit address, and "n.a." (not applicable) means this field does not appear in this format. Note that add and sub instructions have the same value in the op field; the hardware uses the funct field to decide the variant of the operation: add (32) or subtract (34).

Logical Operations

Lc	ogical ops	C operators	Java operators	MIPS instr
•	Shift Left	<<	<<	sll
•	Shift Right	>>	>>>	srl
•	Bit-by-bit AN	D &	&	and, andi
•	Bit-by-bit OR			or, ori
•	Bit-by-bit NO	ο τ ~	\sim	nor

Control Instructions

- Conditional branch: Jump to instruction L1 if register1 equals register2: beq register1, register2, L1 Similarly, bne and slt (set-on-less-than)
- Unconditional branch:

j L1 jr \$s0

Convert to assembly:

```
if (i == j)
f = g+h;
else
f = g-h;
```

Control Instructions

- Conditional branch: Jump to instruction L1 if register1 equals register2: beq register1, register2, L1 Similarly, bne and slt (set-on-less-than)
- Unconditional branch:

jr \$s0

Convert to assembly:

if (i == j)bne\$s3, \$s4, Elsef = g+h;add\$s0, \$s1, \$s2elsejExitf = g-h;Else:subsub\$s0, \$s1, \$s2Exit:Exit:

Example

Convert to assembly:

while (save[i] == k) i += 1;

i and k are in \$s3 and \$s5 and base of array save[] is in \$s6

Example

Convert to assembly:

while (save[i] == k) i += 1;

i and k are in \$s3 and \$s5 and base of array save[] is in \$s6

Loop:	sll	\$t1, \$s3, 2
	add	\$t1, \$t1, \$s6
	lw	\$t0, 0(\$t1)
	bne	\$t0, \$s5, Exit
	addi	\$s3, \$s3, 1
	j	Loop
Exit:		

Procedures

- Each procedure (function, subroutine) maintains register values
- When another procedure is called (the callee), the new procedure takes over the registers.
- Values may have to be saved so we can safely return to the caller.
- Seven steps to follow while calling procedures
 - 1. Place parameters in a place where the procedure can see them.
 - 2. Transfer control to the procedure.
 - 3. Acquire the storage resources for the procedure.
 - 4. Execute the procedure
 - 5. Place the result value where caller can access it
 - 6. Release the resources acquired for the procedure
 - 7. Return control to caller

More Registers in MIPS

• The 32 MIPS registers are partitioned as follows:

- Register 0 : \$zero always stores the constant 0
 Register 2 2 ... \$zero always stores the constant 0
- Regs 2-3 : \$v0, \$v1 return values of a procedure
- Regs 4-7 : \$a0-\$a3 input arguments to a procedure
- Regs 8-15 : \$t0-\$t7 temporaries
- Regs 16-23: \$s0-\$s7 variables
- Regs 24-25: \$t8-\$t9
- Reg 28 :\$gp
- Reg 29 : \$sp
- Reg 30 : \$fp
- Reg 31 : \$ra

- variables more temporaries
- global pointer
- stack pointer
 - frame pointer
 - return address

Jump-and-Link

- A special register (storage not part of the register file) maintains the address of the instruction currently being executed – this is the program counter (PC)
- The procedure call is executed by invoking the jump-and-link (jal) instruction
- 1. the current PC (actually, PC+4) is saved in the register \$ra
- 2. jump to the procedure's address (the PC is accordingly set to this address)

jal NewProcedureAddress

The Stack

- The registers for a procedure seems volatile
 - It seems to disappear every time we switch procedures
 - A procedure's values are therefore backed up in memory on a stack.



The Stack - II

- Stack grows from higher values to lower values.
- Push Placing data on the stack. The stack pointer is decremented.
- Pop Removing data from the stack. The stack pointer is incremented.

Example 1

```
int leaf_example (int g, int h, int i, int j)
{
    int f;
    f = (g + h) - (i + j);
    return f;
}
```

Example 1: A Leaf Procedure

```
int leaf_example (int g, int h, int i, int j)
{
    int f;
    f = (g + h) - (i + j);
    return f;
}
```

Notes:

In this example, the procedure's stack space was used for the caller's variables, not the callee's

The caller took care of saving its \$ra and \$a0-\$a3.

leaf_exa	mple:
addi	\$sp, \$sp, -12
SW	\$t1, 8(\$sp)
SW	\$t0, 4(\$sp)
SW	\$s0, 0(\$sp)
add	\$t0, \$a0, \$a1
add	\$t1, \$a2, \$a3
sub	\$s0, \$t0, \$t1
add	\$v0, \$s0, \$zero
lw	\$s0, 0(\$sp)
lw	\$t0, 4(\$sp)
lw	\$t1, 8(\$sp)
addi	\$sp, \$sp, 12
jr	\$ra

Saving Registers

- \$t0-\$t9: 10 temporary registers that are not preserved on a procedure called
- \$s0-\$s7: 8 saved registers that must be preserved on a procedure call
- Therefore, in the example above there is no need the save the temporary registers. They are only used for values that are never used again.

Example 2

```
int fact (int n)
```

{

}

```
if (n < 1) return (1);
else return (n * fact(n-1));
```

Example 2

```
int fact (int n)
```

```
if (n < 1) return (1);
    else return (n * fact(n-1));</pre>
```

Notes:

{

}

The caller saves \$a0 and \$ra in its stack space. Temps are never saved.

```
fact:
       $sp, $sp, -8
 addi
  sw $ra, 4($sp)
  sw $a0, 0($sp)
  slti $t0, $a0, 1
  beq $t0, $zero, L1
  addi $v0, $zero, 1
  addi $sp, $sp, 8
 jr
       $ra
L1:
       $a0, $a0, -1
  addi
 jal
        fact
        $a0, 0($sp)
  lw
       $ra, 4($sp)
  lw
 addi $sp, $sp, 8
       $v0, $a0, $v0
 mul
 jr
        $ra
```

Pseudo Instructions

Assemblers allow programmers to use pseudo-instructions like **blt**, which it then translates to two or more instructions

Pseudoinstruction

Translation

bge \$rt, \$rs, LABEL	slt \$t0, \$rt, \$rs beq \$t0, \$zero, LABEL
bgt \$rt, \$rs, LABEL	slt \$t0, \$rs, \$rt bne \$t0, \$zero, LABEL
ble \$rt, \$rs, LABEL	slt \$t0, \$rs, \$rt beq \$t0, \$zero, LABEL
blt \$rt, \$rs, LABEL	slt \$t0, \$rt, \$rs bne \$t0, \$zero, LABEL

Saves on Stack

- Caller saved
 - \$a0-a3 -- old arguments must be saved before setting new arguments for the callee
 - \$ra -- must be saved before the jal instruction over-writes this value
 - \$t0-t9 -- if you plan to use your temps after the return, save them note that callees are free to use temps as they please
 - You need not save \$s0-s7 as the callee will take care of them
- Callee saved
 - \$s0-s7 -- before the callee uses such a register, it must save the old contents since the caller will usually need it on return
 - Iocal variables -- space is also created on the stack for variables local to that procedure

Memory Organization

- The space allocated on stack by a procedure is termed the activation record (includes saved values and data local to the procedure) – frame pointer points to the start of the record and stack pointer points to the end – variable addresses are specified relative to \$fp as \$sp may change during the execution of the procedure
- \$gp points to area in memory that saves global variables
- Dynamically allocated storage (with malloc()) is placed on the heap



Dealing with Characters

- Instructions are also provided to deal with byte-sized and half-word quantities: lb (load-byte), sb, lh, sh
- These data types are most useful when dealing with characters, pixel values, etc.
- C employs ASCII formats to represent characters each character is represented with 8 bits and a string ends in the null character (corresponding to the 8-bit number 0)

ASCII Table

Dec	Hex	0ct	Char	Dec	Hex	0ct	Char	Dec	Hex	0ct	Char	Dec	Hex	0ct	Char
0	0	0		32	20	40	[space]	64	40	100	0	96	60	140	`
1	1	1		33	21	41	1	65	41	101	Ă	97	61	141	а
2	2	2		34	22	42		66	42	102	В	98	62	142	b
3	3	3		35	23	43	#	67	43	103	С	99	63	143	с
4	4	4		36	24	44	\$	68	44	104	D	100	64	144	d
5	5	5		37	25	45	%	69	45	105	E	101	65	145	e
6	6	6		38	26	46	&	70	46	106	F	102	66	146	f
7	7	7		39	27	47	1	71	47	107	G	103	67	147	g
8	8	10		40	28	50	(72	48	110	Н	104	68	150	h
9	9	11		41	29	51)	73	49	111	I.	105	69	151	i
10	А	12		42	2A	52	*	74	4A	112	J	106	6A	152	j
11	В	13		43	2B	53	+	75	4B	113	к	107	6B	153	k
12	С	14		44	2C	54	,	76	4C	114	L	108	6C	154	I.
13	D	15		45	2D	55	-	77	4D	115	м	109	6D	155	m
14	E	16		46	2E	56		78	4E	116	N	110	6E	156	n
15	F	17		47	2F	57	/	79	4F	117	0	111	6F	157	0
16	10	20		48	30	60	0	80	50	120	Р	112	70	160	р
17	11	21		49	31	61	1	81	51	121	Q	113	71	161	q
18	12	22		50	32	62	2	82	52	122	R	114	72	162	r
19	13	23		51	33	63	3	83	53	123	S	115	73	163	s
20	14	24		52	34	64	4	84	54	124	Т	116	74	164	t
21	15	25		53	35	65	5	85	55	125	U	117	75	165	u
22	16	26		54	36	66	6	86	56	126	V	118	76	166	v
23	17	27		55	37	67	7	87	57	127	w	119	77	167	w
24	18	30		56	38	70	8	88	58	130	х	120	78	170	х
25	19	31		57	39	71	9	89	59	131	Y	121	79	171	У
26	1A	32		58	ЗA	72	:	90	5A	132	Z	122	7A	172	Z
27	1B	33		59	3B	73	;	91	5B	133	[123	7B	173	{
28	1C	34		60	3C	74	<	92	5C	134	\	124	7C	174	
29	1D	35		61	3D	75	=	93	5D	135]	125	7D	175	}
30	1E	36		62	ЗE	76	>	94	5E	136	^	126	7E	176	~
31	1F	37		63	ЗF	77	?	95	5F	137	_	127	7F	177	

Example

```
Convert to assembly:
void strcpy (char x[], char y[])
{
    int i;
    i=0;
    while ((x[i] = y[i]) != `\0')
    i += 1;
}
```

Example

```
Convert to assembly:
void strcpy (char x[], char y[])
{
    int i;
    i=0;
    while ((x[i] = y[i]) != `\0')
        i += 1;
}
```

```
strcpy:
addi $sp, $sp, -4
sw $s0, 0($sp)
add $s0, $zero, $zero
L1: add $t1, $s0, $a1
lb $t2, 0($t1)
add $t3, $s0, $a0
sb $t2, 0($t3)
beq $t2, $zero, L2
addi $s0, $s0, 1
      L1
L2: lw $s0, 0($sp)
addi $sp, $sp, 4
      $ra
jr
```

Instructions Format

- *R-type instruction* add \$t0, \$s1, \$s2
 000000 10001 10010 01000 00000 100000
 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits
 op rs rt rd shamt funct
 opcode source source dest shift amt function
- *I-type instruction* Iw \$t0, 32(\$s3)
 6 bits 5 bits 5 bits 16 bits
 opcode rs rt constant
- J-Type instruction jump instruction
 6 bits 26 bits
 opcode constant

Large Constants

- Immediate instructions can only specify 16-bit constants
- The lui instruction is used to store a 16-bit constant into the upper 16 bits of a register... thus, two immediate instructions are used to specify a 32-bit constant
- The destination PC-address in a conditional branch is specified as a 16-bit constant, relative to the current PC
- A jump (j) instruction can specify a 26-bit constant; if more bits are required, the jump-register (jr) instruction is used

MIPS Addressing Modes Summary

1. Register addressing: operand is a register



2. Immediate addressing: operand is a constant within the instruction itself

op rs rt	Immediate
----------	-----------

MIPS Addressing Modes Summary

3. Base addressing: where the operand is at the memory location whose address is the sum of a register and a constant



4. PC-relative addressing: where the address is the sum of the PC and a constant in the instruction



MIPS Addressing Modes Summary

5. Pseudodirect addressing: where the jump address is the 26 bits of the instruction concatenated with the upper bits of the PC.



IA-32 Instruction Set

- Intel's IA-32 instruction set has evolved over time old features are preserved for software compatibility
- Numerous complex instructions complicates hardware design (Complex Instruction Set Computer – CISC)
- Instructions have different sizes, operands can be in registers or memory, only 8 general-purpose registers, one of the operands is over-written
- RISC instructions are more amenable to high performance (clock speed and parallelism) – modern Intel processors convert IA-32 instructions into simpler micro-operations